



UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/576,867	04/21/2006	Shunpei Yamazaki	740756-2953	9922
22204 7590 01/12/2011 NIXON PEABODY, LLP 401 9TH STREET, NW SUITE 900 WASHINGTON, DC 20004-2128				
EXAMINER HANLEY, BRITT D				
ART UNIT		PAPER NUMBER		
2889				
MAIL DATE		DELIVERY MODE		
01/12/2011		PAPER		

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Office Action Summary

Application No.

10/576,867

Applicant(s)

YAMAZAKI ET AL.

Examiner

BRITT D. HANLEY

Art Unit

2889

Period for Reply -- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

Status

- 1) ☒ Responsive to communication(s) filed on 04 November 2010.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

Disposition of Claims

- 4) ☒ Claim(s) 1-9, 11-22, 24 and 25 is/are pending in the application.
- 4a) Of the above claim(s) _____ is/are withdrawn from consideration.
- 5) ☐ Claim(s) _____ is/are allowed.
- 6) ☒ Claim(s) 1-9, 11-22, 24 and 25 is/are rejected.
- 7) ☐ Claim(s) _____ is/are objected to.
- 8) ☐ Claim(s) _____ are subject to restriction and/or election requirement.

Application Papers

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☒ The drawing(s) filed on 09 September 2009 is/are: a) ☒ accepted or b) ☐ objected to by the Examiner.
- Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).
- Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

Priority under 35 U.S.C. § 119

- 12) ☒ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☒ All b) ☐ Some * c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
 2. ☐ Certified copies of the priority documents have been received in Application No. _____.
 3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

* See the attached detailed Office action for a list of the certified copies not received.

Attachment(s)

- 1) ☒ Notice of References Cited (PTO-892)
- 2) ☐ Notice of Draftperson's Patent Drawing Review (PTO-946)
- 3) ☒ Information Disclosure Statement(s) (PTO/SB/08)
Paper No(s)/Mail Date 11/04/2010
- 4) ☐ Interview Summary (PTO-413)
Paper No(s)/Mail Date: _____
- 5) ☐ Notice of Informal Patent Application
- 6) ☐ Other: _____

DETAILED ACTION

Response to Amendment

0.1 Amendment filed on 11/04/2010 has been entered and noted by Examiner. Claims 1-9, 11-22, 24 and 25 are pending.

Priority

0.2 Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Claim Rejections - 35 USC § 103

0.3 The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

0.4 The factual inquiries set forth in *Graham v. John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:

1. Determining the scope and contents of the prior art.
2. Ascertaining the differences between the prior art and the claims at issue.
3. Resolving the level of ordinary skill in the pertinent art.
4. Considering objective evidence present in the application indicating obviousness or nonobviousness.

0.5 Claims 6, 7, 9, 11, 12, 13, 19, 20, 22, 24 and 25 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamazaki *et al.* (US 2001/0055841 A1) in view of Takao (JP 2003-058077 A) and Yamazaki *et al.* (US 6,355,941).

0.6 Hereinafter, Yamazaki *et al.* (US 2001/0055841 A1) is D1, Takao (JP 2003-058007 A) is D2, and Yamazaki *et al.* (US 6,355,941) is D3.

Art Unit: 2889

0.7 Regarding claims 6 and 19, D1 discloses a light emitting display device comprising: a substrate (301) having an insulating surface, a gate electrode (339) formed over the substrate; a gate insulating layer (372) formed over the gate electrode; a semiconductor layer (435) and a first electrode (383) formed over the gate insulating layer; a wiring layer (382) formed over the semiconductor layer; a partition wall (384) covering an edge portion of the first electrode and the wiring layer; an electroluminescent layer (385) over the first electrode; and a second electrode (386) over the electroluminescent layer. D1 does not appear to explicitly disclose (a) a conductive layer including a refractory metal over a substrate having an insulating surface and the gate electrode formed directly on the conductive layer, or (b) the wiring layer covers the edge portion of the first electrode. The use of droplet discharge method is well known in the semiconductor art, and would have been obvious at the time of the invention to one of ordinary skill in the art.

0.8 However, in the same field of active-matrix devices, D2 discloses forming gate electrodes on a substrate having a conductive layer including a refractory metal (Ti) by ink jet method to simplify the manufacturing of a TFT array (see at least paragraph 12). D2 does not disclose that the gate electrode is formed over and directly on the conductive layer (see fig 10). However, it is well known in the art that TFT's can be arranged with the gate above the source/drain or below the source/drain. These configurations are functionally equivalent. Therefore, it would have been obvious to one of ordinary skill in the art to place the gate electrode below the drain/source electrodes and directly on the conductive layer. D2 teaches that the use of the photocatalytic base layer enables the creation of the source and drain electrodes directly on the base film without the use of partitions (compare Figure 9 to Figure 10). The same benefit exists when forming the gate electrode directly on the conductive film.

0.9 Further, in the same field of active-matrix devices, D3 discloses a wiring layer (157) covering an edge portion (Figure 4A) of a first electrode (158) in order to connect to the first electrode (paragraph 119).

1.0 At the time the invention was made, it would have been obvious to a person having ordinary skill in the art having the references of D1-D3 to modify the device of D1 to include the conductive layer with a refractory metal of D2 in order to simplify TFT manufacturing and to cover an edge of the first electrode with the wiring as taught by D3 in order to connect the wiring to the electrode.

1.1 Regarding claims 7 and 20, D1 discloses a light emitting display device comprising: a substrate (301) having an insulating surface; a wiring layer (382) and a first electrode (383) formed over the substrate; a semiconductor layer (435) formed over the wiring layer; a gate insulating layer (372) formed over the semiconductor layer; a gate electrode (339) formed over the gate insulating layer; a partition wall (384) covering an edge portion of the first electrode and the wiring layer; an electroluminescent layer (385) over the first electrode; and a second electrode (386) over the electroluminescent layer. D1 does not explicitly appear to disclose (a) a substance conductive layer including a refractory metal over a substrate having an insulating surface, (b) the wiring layer covers the edge portion of the first electrode and both wiring layer and first electrode are formed over and in direct contact with the conductive layer, or (c) the top gate TFT/ reverse staggered TFT configuration. The use of droplet discharge method is well known in the semiconductor art, and would have been obvious at the time of the invention to one of ordinary skill in the art.

1.2 However, in the same field of active-matrix devices, D2 discloses forming wirings and first electrodes on a substrate having a conductive layer including a refractory metal (Ti) by ink jet method to simplify the manufacturing of a TFT array (see at least paragraph 12). D2 does not disclose that the wiring and first electrodes are formed over and directly on the conductive layer (see fig 10). However, it is well known in the art that TFT's can be arranged with the gate above the source/drain or below the source/drain. These configurations are functionally equivalent. Therefore, it would have been obvious to one of ordinary skill in the art to place the gate electrode below the drain/source electrodes and directly on the conductive layer. D2 teaches that the use of the photocatalytic base layer enables the creation of the source and drain electrodes directly on the base film without the use of partitions (compare Figure 9 to Figure 10). The same benefit exists when forming the gate electrode directly on the conductive film.

1.3 Further, in the same field of active-matrix devices, D3 discloses a wiring layer (157) covering an edge portion (Figure 4A) of a first electrode (158) in order to connect to the first electrode (paragraph 119) and a reverse staggered TFT configuration (paragraphs 234-237, Figure 24).

1.4 At the time the invention was made, it would have been obvious to a person having ordinary skill in the art having the references of D1-D3 to modify the device of D1 to include the conductive layer with a refractory metal of D2 in order to simplify TFT manufacturing and to cover an edge of the first electrode with the wiring as taught by D3 in order to connect the wiring to the electrode. Further, the use of a reverse staggered TFT is a matter of design variation known in the art.

1.5 Regarding claims 9 and 22, D1 discloses a light emitting display device comprising: a substrate (301) having an insulating surface; a wiring layer (382) and a first electrode (383) formed over the substrate; a semiconductor layer (435) formed over the wiring layer; a gate insulating layer (372) formed over the semiconductor layer; a gate electrode (339) formed over the gate insulating layer; a partition wall (384) covering an edge portion of the first electrode and the wiring layer; an electroluminescent layer (385) over the first electrode; and a second electrode (386) over the electroluminescent layer, wherein the first electrode covers an edge portion of the wiring layer (Figure 4A). D1 does not explicitly appear to disclose (a) a substance conductive layer including a refractory metal over a substrate having an insulating surface, (b) the wiring layer covers the edge portion of the first electrode and both wiring layer and first electrode are formed over and in direct contact with the conductive layer, or (c) the top gate TFT/ reverse staggered TFT configuration. The use of droplet discharge method is well known in the semiconductor art, and would have been obvious at the time of the invention to one of ordinary skill in the art.

1.6 However, in the same field of active-matrix devices, D2 discloses forming wirings and first electrodes on a substrate having a conductive layer including a refractory metal (Ti) by ink jet method to simplify the manufacturing of a TFT array (see at least paragraph 12). D2 does not disclose that the wiring and first electrodes are formed over and directly on the conductive layer (see fig 10). However, it is well known in the art that TFT's can be arranged with the gate above the source/drain or below the source/drain. These configurations are functionally equivalent. Therefore, it would have been obvious to one of ordinary skill in the art to place the gate electrode below the drain/source electrodes and directly on the conductive layer. D2 teaches that the use of the photocatalytic base layer enables the creation of the source and drain electrodes directly on the base film without the use of partitions (compare Figure 9 to Figure 10). The same benefit exists when forming the gate electrode directly on the conductive film.

1.7 Further, in the same field of active-matrix devices, D3 a reverse staggered TFT configuration (paragraphs 234-237, Figure 24).

1.8 At the time the invention was made, it would have been obvious to a person having ordinary skill in the art having the references of D1-D3 to modify the device of D1 to include the conductive layer with a refractory metal of D2 in order to simplify TFT manufacturing and the use of a reverse staggered TFT is a matter of design variation known in the art.

1.9 Regarding claims 11 and 24, the combination of D1-D3 discloses a light emitting display device according to any one of claims 6-9 and 19-22, wherein the gate electrode and the wiring layer are made of a material selected from the group consisting of silver, gold, copper, and indium tin oxide (D3, Cu, paragraph 145). At the time the invention was made, it would have been obvious to a person having ordinary skill in the art to use a metal such as copper, gold, or ITO in order to reduce electrical resistance or form a transparent electrode. Further, these are all well known electrode materials in the art.

2.0 Regarding claim 13, the combination of D1-D3 disclose a TV set including a display screen having the light emitting display device according to any one of claims 6-7 (D1, Figure 18A).

2.1 Regarding claims 12 and 25, the combination of D1-D3 disclose the light emitting display device according to any one of claims 6-9, wherein the semiconductor layer is a semi-amorphous semiconductor containing hydrogen and halogen and having a crystal structure (column 8, lines 31-46, D3). At the time the invention was made, it would have been obvious to a person having ordinary skill in the art having the references of D1-D3 to modify the device of D1 and D2 to include the semiconductor layer comprising a semi-amorphous semiconductor containing hydrogen and halogen and having a crystal structure of D3 in order to improve TFT operation (column 8, D3).

2.2 Claims 8 and 21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamazaki *et al.* (US 2001/0055841 A1) in view of Takao (JP 2003-058077 A).

2.3 Regarding claims 8 and 21, D1 discloses a light emitting display device comprising: a substrate (301) having an insulating surface, a gate electrode (339) formed over the substrate; a gate insulating layer (372) formed over the gate electrode; a semiconductor layer (435) and a first electrode (383) formed over the gate insulating layer; a wiring layer (382) formed over the semiconductor layer; a partition wall (384) covering an edge portion of the first electrode and the wiring layer; an electroluminescent layer (385) over the first electrode; and a second electrode (386) over the electroluminescent layer, wherein the first electrode covers an edge portion of the wiring layer (Figure 4A). D1 does not appear to explicitly disclose (a) a conductive layer including a refractory metal over a substrate having an insulating surface, (b) or that the gate electrode is formed over and in direct contact with the conductive layer.

2.4 However, in the same field of active-matrix devices, D2 discloses forming gate electrodes on a substrate having a conductive layer including a refractory metal (Ti) by ink jet method to simplify the manufacturing of a TFT array (see at least paragraph 12). D2 does not disclose that the gate electrode is formed over and directly on the conductive layer (see fig 10). However, it is well known in the art that TFT's can be arranged with the gate above the source/drain or below the source/drain. These configurations are functionally equivalent. Therefore, it would have been obvious to one of ordinary skill in the art to place the gate electrode below the drain/source electrodes and directly on the conductive layer. D2 teaches that the use of the photocatalytic base layer enables the creation of the source and drain electrodes directly on the base film without the use of partitions (compare Figure 9 to Figure 10). The same benefit exists when forming the gate electrode directly on the conductive film.

2.5 At the time the invention was made, it would have been obvious to a person having ordinary skill in the art having the references of D1-D2 to modify the device of D1 to include the conductive layer with a refractory metal of D2 in order to simplify TFT manufacturing.

2.6

2.7 Claims 1, 2, 5, 6, 7, 10, 13, 14, 15, 18, 19, 23, and 24 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamazaki *et al.* (US 2001/0055841 A1) in view of Takao (JP 2003-058077 A), Yamazaki *et al.* (US 6,355,941), and Ohtsu *et al.* (US 2003/0143437 A1).

2.8 Hereinafter, Yamazaki *et al.* (US 2001/0055841 A1) is D1, Takao (JP 2003-058007 A) is D2, Yamazaki *et al.* (US 6,355,941) is D3 and Ohtsu *et al.* (US 2003/0143437 A1) is D4.

2.9 Regarding claims 1 and 14, D1 discloses a light emitting display device comprising: a base film (302), gate electrode (304-307) formed over a base film (302); a gate insulating layer (372) formed over the gate electrode; a semiconductor layer (435) and a first electrode (383) formed over the gate insulating layer (Figure 4A); a wiring layer (382) formed over the semiconductor layer (Figure 4A); a partition wall (384) covering an edge portion of the first electrode and the wiring layer; an electroluminescent layer (385) over the first electrode (Figure 4A); and a second electrode (386) over the electroluminescent layer (Figure 4A). D1 does not explicitly appear to disclose (a) a base film including substance having a photocatalytic function between the substrate and gate electrode and the gate electrode formed over and in direct contact with the base film, or (b) the wiring layer covers the edge portion of the first electrode. The use of droplet discharge method is well known in the semiconductor art, and would have been obvious at the time of the invention to one of ordinary skill in the art.

3.0 However, in the same field of active-matrix devices, D2 discloses forming gate electrodes (26) on a substrate having a photocatalytic surface (TiO₂) by ink jet method to simplify the manufacturing of a TFT array (¶ 12, 26-27). D2 does not disclose that the gate electrode is over and directly on the base film (see fig 10). However, it is well known in the art that TFT's can be arranged with the gate above the source/drain or below the source/drain. These configurations are functionally equivalent. Therefore, it would have been obvious to one of ordinary skill in the art to place the gate electrode below the drain/source electrodes and directly on the base layer. D2 teaches that the use of the photocatalytic base layer enables the creation of the source and drain electrodes directly on the base film by a ink jet method without the use of partitions (compare Figure 9 to Figure 10). The same benefit exists when forming the gate electrode directly on the base film.

3.1 Further, in the same field of active-matrix devices, D3 discloses a wiring layer (157) covering an edge portion (Figure 4A) of a first electrode (158) in order to connect to the first electrode (paragraph 119).

3.2 D4 teaches in ¶ 61 that oxygen defects in a TiO₂ photocatalytic layer improve the photocatalytic properties of the layer.

3.3 At the time the invention was made, it would have been obvious to a person having ordinary skill in the art having the references of D1-D4 to modify the device of D1 to include the photocatalytic surface of D2 in order to simplify TFT manufacturing, to cover an edge of the first electrode with the wiring as taught by D3 in order to connect the wiring to the electrode and add oxygen defects to the photocatalytic layer to improve the photocatalytic properties.

3.4 Regarding claims 2 and 15, the D1 discloses a light emitting display device comprising: base film (302); a wiring layer (382) and a first electrode (383) formed over a substrate (301) having an insulating surface; a semiconductor layer (435) formed over the wiring layer; a gate insulating layer (372) formed over the semiconductor layer; a gate electrode (339) formed over the gate insulating layer; a partition wall (384) covering an edge portion of the first electrode and the wiring layer; an electroluminescent layer (385) over the first electrode; and a second electrode (386) over the electroluminescent layer. D1 does not explicitly appear to disclose (a) a base film including a substance having a photocatalytic function and the wiring layer and the first electrode formed over and in direct contact with the base film, (b) the wiring layer covers the edge portion of the first electrode, or (c) the top gate TFT/ reverse staggered TFT configuration.

3.5 However, in the same field of active-matrix devices, D2 discloses forming wiring layers (22 & 23) over and in direct contact with a substrate having a photocatalytic surface (TiO₂) by ink jet method to simplify the manufacturing of a TFT array (¶ 12, 26-27). It is well known in the art that TFT's can be arranged with the gate above the source/drain or below the source/drain. These configurations are functionally equivalent. Therefore, it would have been obvious to one of ordinary skill in the art to place the gate electrodes below the drain/source electrodes and directly on the base layer or vice-versa. D2 teaches that the use of the photocatalytic base layer enables the creation of the source and drain electrodes directly on the base film without the use of partitions (compare Figure 9 to Figure 10). The same benefit exist when forming the gate electrode directly on the base film.

3.6 Further, in the same field of active-matrix devices, D3 discloses a wiring layer (157) covering an edge portion (Figure 4A) of a first electrode (158) in order to connect to the first electrode (paragraph 119) and a reverse staggered TFT configuration (paragraphs 234-237, Figure 24).

3.7 D4 teaches in ¶ 61 that oxygen defects in a TiO₂ photocatalytic layer improve the photocatalytic properties of the layer.

3.8 At the time the invention was made, it would have been obvious to a person having ordinary skill in the art having the references of D1-D4 to modify the device of D1 to include the photocatalytic surface of D2 in order to simplify TFT manufacturing, to cover an edge of the first electrode with the wiring as taught by D3 in order to connect the wiring to the electrode and add oxygen defects to the photocatalytic layer to improve the photocatalytic properties.

3.9 Regarding claims 4 and 17, the D1 discloses a light emitting display device comprising: a wiring layer (382) and a first electrode (383) formed over a substrate (301) having an insulating surface; a semiconductor layer (435) formed over the wiring layer; a gate insulating layer (372) formed over the semiconductor layer; a gate electrode (339) formed over the gate insulating layer; a partition wall (384) covering an edge portion of the first electrode and the wiring layer; an electroluminescent layer (385) over the first electrode; and a second electrode (386) over the electroluminescent layer, wherein the first electrode covers an edge portion of the wiring layer (Figure 4A). D1 does not explicitly appear to disclose (a) a base film including a substance having a photocatalytic function and the wiring layer and first electrode formed over and directly on the base film, or (b) the top gate TFT/ reverse staggered TFT configuration. The use of droplet discharge method is well known in the semiconductor art, and would have been obvious at the time of the invention to one of ordinary skill in the art.

4.0 However, in the same field of active-matrix devices, D2 discloses forming a wiring and first electrode (23 & 24) directly on a substrate having a photocatalytic surface (TiO_2) by ink jet method to simplify the manufacturing of a TFT array (§ 12, 26-27). It is well known in the art that TFT's can be arranged with the gate above the source/drain or below the source/drain. These configurations are functionally equivalent. Therefore, it would have been obvious to one of ordinary skill in the art to place the gate electrode below the drain/source electrodes and directly on the base layer. D2 teaches that the use of the photocatalytic base layer enables the creation of the source and drain electrodes directly on the base film without the use of partitions (compare Figure 9 to Figure 10). The same benefit exists when forming the gate electrode directly on the base film.

4.1 Further, in the same field of active-matrix devices, D3 discloses a reverse staggered TFT configuration (paragraphs 234-237, Figure 24).

4.2 D4 teaches in § 61 that oxygen defects in a TiO_2 photocatalytic layer improve the photocatalytic properties of the layer.

4.3 At the time the invention was made, it would have been obvious to a person having ordinary skill in the art having the references of D1-D4 to modify the device of D1 to include the photocatalytic surface of D2 in order to simplify TFT manufacturing, add oxygen defects to the photocatalytic layer to improve the photocatalytic properties, and the use of a reverse staggered TFT is a matter of design variation known in the art.

4.4 Regarding claims 5 and 18, the combination of D1-D3 disclose a light emitting display device according to any one of claims 1-2 or 14-15, wherein the substance having a photocatalytic function comprises titanium oxide (D2, paragraph 12). The motivation to combine is given above.

4.5 Regarding claims 11 and 24, the combination of D1-D4 discloses a light emitting display device according to any one of claims 1-4 and 14-17, wherein the gate electrode and the wiring layer are made of a material selected from the group consisting of silver, gold, copper, and indium tin oxide (D3, Cu, paragraph 145). At the time the invention was made, it would have been obvious to a person having ordinary skill in the art to use a metal such as copper, gold, or ITO in order to reduce electrical resistance or form a transparent electrode. Further, these are all well known electrode materials in the art.

4.6 Regarding claim 13, the combination of D1-D4 disclose a TV set including a display screen having the light emitting display device according to any one of claims 1-2 (D1, Figure 18A).

4.7 Regarding claims 12 and 25, the combination of D1-D4 disclose the light emitting display device according to any one of claims 1-4, wherein the semiconductor layer is a semi-amorphous semiconductor containing hydrogen and halogen and having a crystal structure (column 8, lines 31-46, D3). At the time the invention was made, it would have been obvious to a person having ordinary skill in the art having the references of D1-D3 to modify the device of D1 and D2 to include the semiconductor layer comprising a semi-amorphous semiconductor containing hydrogen and halogen and having a crystal structure of D3 in order to improve TFT operation (column 8, D3).

4.8 Claims 3 and 8 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yamazaki *et al.* (US 2001/0055841 A1) in view of Takao (JP 2003-058077 A) and Ohtsu *et al.* (US 2003/0143437 A1).

4.9 Regarding claims 3 and 16, D1 discloses a light emitting display device comprising: a base film (302); a gate electrode (339) formed over a substrate (301) having an insulating surface; a gate insulating layer (372) formed over the gate electrode; a semiconductor layer (435) and a first electrode (383) formed over the gate insulating layer (Figure 4A); a wiring layer (382) formed over the semiconductor layer (Figure 4A); a partition wall (384) covering an edge portion of the first electrode and the wiring layer; an electroluminescent layer (385) over the first electrode (Figure 4A); and a second electrode (386) over the electroluminescent layer (Figure 4A), wherein the first electrode covers an edge portion of the wiring layer (Figure 4A). D1 does not explicitly appear to disclose (a) a base film including a substance having a photocatalytic function formed on the substrate and (b) the gate electrode formed over and in direct contact with the base film. The use of droplet discharge method is well known in the semiconductor art, and would have been obvious at the time of the invention to one of ordinary skill in the art.

5.0 However, in the same field of active-matrix devices, D2 discloses forming gate electrodes (26) on a substrate having a photocatalytic surface (TiO₂) by ink jet method to simplify the manufacturing of a TFT array (¶ 12, 26-27). D2 does not disclose that the gate electrode is over and directly on the base film (see fig 10). However, it is well known in the art that TFT's can be arranged with the gate above the source/drain or below the source/drain. These configurations are functionally equivalent. Therefore, it would have been obvious to one of ordinary skill in the art to place the gate electrode below the drain/source electrodes and directly on the base layer. D2 teaches that the use of the photocatalytic base layer enables the creation of the source and drain electrodes directly on the base film without the use of partitions (compare Figure 9 to Figure 10). The same benefit exists when forming the gate electrode directly on the base film.

5.1 D4 teaches in ¶ 61 that oxygen defects in a TiO₂ photocatalytic layer improve the photocatalytic properties of the layer

5.2 At the time the invention was made, it would have been obvious to a person having ordinary skill in the art having the references of D1-D2 and D4 to modify the device of D1 to include the photocatalytic surface of D2 in order to simplify TFT and include oxygen defects to improve the photocatalytic properties.

Response to Arguments

5.3 Regarding claims 6-9 and 19-22, Applicant's arguments filed 11/04/2010 have been fully considered but they are not persuasive. Applicant argues that Takao disclose TiO_2 in ¶ 12 and not Ti. However, the claim language recites that the conductive layer includes a refractory metal selected from the group consisting of Ti and other refractory metals. Since Takao's conductive layer includes TiO_2 , the conductive layer contains one of the claimed refractive metals, Ti.

5.4 Applicant's arguments with respect to claims 1-4 and 14-17 have been considered but are moot in view of the new ground(s) of rejection. It is well known in the art that oxygen defects in photocatalyst such as TiO_2 can increase the photocatalytic effect.

Conclusion

5.5 Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

5.6 A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

5.7 Any inquiry concerning this communication or earlier communications from the examiner should be directed to Britt Hanley whose telephone number is (571) 270-3042. The examiner can normally be reached on Monday - Thursday, 6:30a-5:00p ET.

5.8 If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Minh-Toan Ton can be reached on (571)272-2303. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

5.9 Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

/Britt Hanley/
Examiner, Art Unit 2889

| /Toan Ton/
Supervisory Patent Examiner, Art Unit 2889